



Digital Logic

Syllabus

Prof. Chih-Cheng Tseng (曾志成)

cctseng@mail.ntou.edu.tw

Instructor Information

- Instructor: Prof. Chih-Cheng Tseng (曾志成), Ph.D.
- Office: INS 508
- Office Hours: Wed. 13:00 – 15:00 or by appointment
- Tel. No.: 02-24622192 ext 6612
- E-mail: cctseng@mail.ntou.edu.tw

Teaching Assistants (TAs) Information

- TAs
 - 陳富堂(碩一)
 - 林竑均(大四)
- TA Hours: Tue. 16:00 – 18:00 or by appointment
- Location: ECG 610


Course Information

- Lecture
 - Monday 09:20 – 12:05 @ Room #107, ECG Building
- Lecture notes can be downloaded from TronClass.
 - Authentication is required

Course Objectives

- Learn theories of the basic components of digital systems, i.e., logic gates.
- Learn how to design various combinational and sequential circuits using different logic gates.
- Gain understanding of the structure and operating principles of digital systems.

Textbook



Digital Design

6th Edition, 2019

M. M. Mano and M. D. Ciletti

Pearson Education Limited

滄海圖書陳鼎隆
0972-77866



Grades

- Quizzes: 40%
- Midterm Exam: 25%
- Final Exam: 25%
- Attendance: 10%

Grading Policy

- The term grade **below 60** is regarded as a **fail (F)**.
- **0%** will be given to anyone with any form of cheating.
- More than **30 minutes** late is considered as missing **1 hour** lecture.
- **1%** will be removed from the 10% of attendance for missing **1 hour** lecture.

Exam Policy

- **Make-up exam** will be provided only for restrict circumstances.

LINE OpenChat

- Account format: Class_Name_Student ID
 - 資工一B_易芊芬_01057101

